Article

# A Modified Topology of a High Efficiency Bidirectional Type DC-DC Converter by Synchronous Rectification 

Somalinga S Sethuraman ${ }^{1, *(D)}$, KR. Santha ${ }^{1}$, Lucian Mihet-Popa ${ }^{2, *}$ (D) and C. Bharatiraja ${ }^{3}$ (D)<br>1 Department of Electrical and Electronics Engineering, Sri Venkateswara College of Engineering, Anna University, Sriperumbudur, Chennai 602117, India; santha@svce.ac.in<br>2 Faculty of Engineering, Østfold University College, Kobberslagerstredet 5, 1671 Kråkeroy-Fredrikstad, Norway<br>3 SRM Institute of Science and Technology, SRM Nagar, Kattankulathur 603203, Kanchipuram, Chennai, TN, India; bharatiraja@gmail.com<br>* Correspondence: sethuram@svce.ac.in (S.S.S.); lucian.mihet@hiof.no (L.M.-P.)

Received: 5 August 2020; Accepted: 16 September 2020; Published: 22 September 2020


#### Abstract

A modified Topology to acquire high efficiency of a bidirectional method of DC-DC converter of non-isolated approach is proposed. The modified circuit involves four numbers of switches with their body diodes, passive elements as two inductors as well as a capacitor and the circuit arrangements double boost converters to progress the voltage gain. The input current of the proposed topology divided amongst the two dissimilar values of inductors produces greater efficiency. In the step-down mode, an apparent lessening in voltage gain and also enhanced efficiency can be realized in the recommended system by expending a synchronous rectification. The modified topology shields the technique for presentation of easy control configurations and is used for truncated output voltage with a large current of energy storage systems in the renewable applications as well as hybrid energy source electric vehicle applications. The simulation of the projected structure has been conducted through MATLAB/Simulink software and has been corroborated through a $12 \mathrm{~V} / 180 \mathrm{~V}$, 200 Watts experimental prototype circuit.


Keywords: power electronics; power converter; synchronous rectification (SR); renewable energy; battery charging; voltage-gain; efficiency

## 1. Introduction

There has been an increase in the interest of green energy sources (GES) to reduce the carbon footings and emissions. However, input power fluctuation of GES does not basically compete with the consumption of power by the consumers. Therefore, this causes reliability and stability concerns in the network of the power grid [1]. In recent years, for these issues, during the period of higher power production, the energy can be stored, and this stored energy used during the period of lower power production was conducted in [2]. Dependence of the extract power from various renewable energies on environmental requirements and poor dynamic response causes an energy storage element that is a battery to be required of these systems, where a battery is charged from a DC bus. Hence, an interface system is required to connect and convert the DC bus voltage to the battery voltage. Once there is low voltage, battery is charged from the DC bus and, if the power is required in the DC bus, the converter will become bidirectional in nature, hence the power can be delivered back [3]. To transfer the energy among various DC sources, which is between batteries to an existing DC link in both directions of power flow, a bidirectional DC-DC converter can be used. In addition, the energy flow control in energy storage systems using super-capacitors and rechargeable batteries involves the use of bidirectional converters. These converters are broadly used for various applications in green energy which are eco-friendly and play
a vital role in energy back-up systems. With swift and rapid load variations, wind energy or photovoltaic solar systems suffer from the shortcomings of providing steady power, which forces the usage of batteries in hybrid power systems [4-6]. In [7], a wide conversion of voltage can be seen by means of a single switch in the boost converter. Likewise, in this converter, switch voltage is a lesser amount of the output value and it is only for boosting the voltage. Various bi-directional converters are discussed in [8]-among which the SEPIC converter performed well based on the range of ripple factor. An interleaved boost converter shown in [9] has a low ripple in the input current, while the gain can be increased by means of varying the interleaving two or three windings coupled with inductors. In [10], a three-winding tapping inductor is used to reduce the input current ripple. In addition, in [11], a passive filter block is employed in which it utilizes two winding coupled inductors sequentially to cancel both the input and output current ripples. Based on [12], non-insulated converters do not involve any transformers or coupled inductors and have normal restrictions for driving with wide voltage gain, due to no transformer relation to lift the voltage. These converters [10-12] are all unidirectional power flow in nature.

In [13], a high-gain high-efficiency bidirectional converter is proposed to attain the interface between the battery and the DC bus for a stand-alone PV system. An additional phase integrated makes the converter of [14], which involves a switch, a coupled inductor, two capacitors, and three diodes per phase. Hence, Ref. [14] is a two-phase converter which is interleaved, in order to obtain a wide voltage conversion, by setting the coupled inductors to a large turn ratio. In [15], an energy management approach for a hybrid microgrid structured electric vehicle charging station is discussed and analyzed various technical issues like utilization, overloading, and the charging time, which provides the energy management strategy. Obtaining a high voltage gain, by connecting the Cuk converter and Boost converter in parallel for providing continuous current operation with the help of a single power switch, is discussed in [16] and results in lesser voltage stress across the power switch and the diodes. A three port buck-boost converter is designed and developed in [17]; it has an ability to handle diversified energy sources of various current and voltage characteristics applicable for electric vehicles and provides a large gain value. An ultra-high efficiency 50 kW bidirectional DC-DC converter is designed and a high-precision efficiency measurement method using a regenerative approach is discussed in [18], which provides high efficiency under full load conditions. A bidirectional buck/boost converter having a high-frequency high-efficiency GaN device based interleaved critical current mode with an inverse coupled inductor is discussed in [19] and mainly concentrates on a high switching frequency operation, which results in high efficiency. A more symmetric four-phase inverse coupled inductor structure, in order to substantially improve the multiphase interleaved bidirectional buck/boost converter, is presented in [20] and provides high efficiency in both modes with lower voltage ripples. An optimized design process of high power multi-phase interleaved bidirectional boost converters is presented in [21], in order to achieve a fast and accurate analysis and design for electrified power trains. Hence, the converters in [18-21] are suited for high power rating as well as high efficiency measurements.

A DC-DC converter of bidirectional type is presented in [22] and involves three power switches and one coupled inductor, but its efficiency is sufficiently low for a higher voltage gain. In [23], the circuit for the bidirectional converter is shown in Figure 1, which contains four switches along with an inductor and wherein two capacitors are used to obtain the wide conversion range of voltage, but it has some constraints; during buck mode, the output voltage should have a maximum of half of the input voltage, while, during boost mode, the output voltage must be greater than twice the input voltage. In addition, due to the presence of one inductor in this circuit, its average value of the current is closer to the conventional converter. In [24], an extensive voltage-gain can be realized in an H-bridge type converter short of a common ground which can be formed by associating in equivalent form of double power cells that are bidirectional in character. The deficit of [24] is evaded in [25] by using an asymmetric type H-bridge taking a common grounded form in which the pulse signals are by means of modulation indices along with the carrier waveforms. A combination of buck-boost nature of two-phase converter having an inter-leaved type along with a charge-pump on the high voltage-side and an unregulated
type converter at the low voltage-end can be realized in [26], which forms two phase switching control configuration. In [27], a converter having phase shift of an isolated dual active configuration with a full bridge type is conferred in [27], which is suitable for battery energy storage systems. A converter based on voltage-clamped along with a coupled-inductor chosen for the system had energy storage conferred in [28], in order to obtain a wide gain by means of varying the inductor turns ratio. Various topologies of converter that are bidirectional studied to obtain a high gain as well as efficiency are reviewed in [29]. Three sets of converters can be seen in [30], among which the boost converter combined with any one of the Sepic/Cuk/Buck-Boost types to form the three structures and compared its feasibility. In [31], to attain a high value of voltage-gain, the authors utilized a three winding style of a coupled inductor, though its design becomes complicated during structural implementation. In [32], a high transformation ratio has been achieved with a three winding nature of a coupled inductor, which includes leakage inductance along with magnetizing inductance, which are complex to design owing to its dissimilar turn's ratio. The configuration of conventional converter of boost/buck type is very simple as it involves less components and allows for the easiest way to control, but is restricted to obtain low voltage-gain value in both boost as well as buck operations. In addition, in the conventional converter, the inductor current is equal to the input current, which is similar to the switch current. The various converters discussed in this literature have several restrictions to accomplish high gain as well as high efficiency.


Figure 1. Circuit diagram of bidirectional converter.
A modified topology is proposed based on [22], by introducing one additional switch, an inductor, and a capacitor with the converter circuit in [22]. The components count in this proposed topology involves the same number of switches but with two inductors and a capacitor is utilized when compared to the converter in [23]. The proposed work effectively developed a converter with a high conversion ratio and improved efficiency. The values of the two inductors are different, hence its currents also differ, which results in the average of its current being less than the converter in [23]. In order to enhance the voltage gain, the modified topology forms two boost converters. In addition, the input current is separated among the inductors, which results in reducing its size. It has been demonstrated that the proposed topology resulted in an enhanced voltage gain in comparison with the converters in [22,23]. During the step-down operation of the proposed work, among the four switches, one of the switches carries the sum of the two inductor currents which is very high when compared to the other switch currents. By using synchronous rectification instead of diode rectification in this particular switch, switching losses is greatly reduced, which results in an increase in efficiency. In addition, the proposed work should operate for a wide range of duty ratios under both boost and buck operations when compared to the converter [22,23]. This proposed bidirectional type of DC-DC converter during step-down operation is suitable for low output voltage with a high current of battery charging applications.

The following section involves the analysis of the proposed method; its operating principle and steady-state analysis are discussed in Section 2. Comparisons and discussions of the proposed type with the conventional converters are described in Section 3. Section 4 presents the simulation study of the proposed topology. Experimental verifications are discussed in Section 5, while Section 6 presents the conclusions along with the summarization of outcomes.

## 2. Analysis of the Proposed Converter

The projected topology of the converter is shown in Figure 2. It incorporates four power switches with their body diodes and two inductors and a capacitor. When compared to the inductor value in the converter [23], in these works, two inductors which have different values are implemented, hence their currents are different. Due to the presence of two inductors, this topology forms two boost converters which enhance their voltage gain during step-up operation. At the same time, during step-down operation, the current in one of the switches is the sum of the two inductor currents, which is high. By using synchronous rectification of the corresponding switch, its switching losses are greatly reduced, which results in an increase in efficiency.


Figure 2. Proposed topology of the converter.
Based on the following assumptions, the steady-state investigation has been carried out for boost and buck modes of operations. For the ON-state resistance RDS (ON) of the power switches, the equivalent series resistance of the inductors and capacitor is ignored, and the voltage across the capacitor can be assumed as constant. The pulse width modulation (PWM) method is employed to manage the switches $S_{1}$ and $S_{2}$ concurrently. The switches $S_{3}$ and $S_{4}$ are as synchronous rectifiers.

### 2.1. Step-Up Operation

The circuit of proposed topology in step-up operation is illustrated in Figure 3a; here, $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ act as control switches and $S_{3}$ and $S_{4}$ are synchronous rectifiers. It operates under two statuses based on the triggering of the corresponding switches.

(a)


Figure 3. (a) step-up operation of the proposed converter; (b) Status I; (c) Status II.

### 2.1.1. Status $\mathrm{I}\left(\mathrm{t}_{0} \leq \mathrm{t} \leq \mathrm{t}_{1}\right)$

During this time span, the switches $S_{1}$ and $S_{2}$ are turned $O N$, while the switches $S_{3}$ and $S_{4}$ turned OFF at the the same time are illustrated in Figure 3b by means of applying the gate pulses to the appropriate switches. The energy from the low-voltage end is the input voltage, and $U_{i n}$ is transferred on the way to the inductor $L_{2}$. Inductor $L_{1}$ is magnetized by the input $D C$ source $U_{i n}$ and the energy stored in capacitor Cap. The stored energy in the capacitor $C_{0}$ is released to the load, $\mathrm{R}_{0}$. Hence, the voltages across the inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ are expressed as

$$
\begin{gather*}
\mathrm{U}_{\mathrm{L} 1}=\mathrm{U}_{\mathrm{in}}+\mathrm{U}_{\mathrm{Cap}}  \tag{1}\\
\mathrm{U}_{\mathrm{L} 2}=\mathrm{U}_{\mathrm{in}} \tag{2}
\end{gather*}
$$

### 2.1.2. Status II $\left(\mathrm{t}_{1} \leq \mathrm{t} \leq \mathrm{t}_{2}\right)$

During this time span, the switches $S_{1}$ and $S_{2}$ are turned OFF, while switches $S_{3}$ and $S_{4}$ turned ON at the same time are shown in Figure 3c by means of applying the gate pulses to the appropriate switches. The capacitor Cap is charged by the input supply, $\mathrm{U}_{\mathrm{in}}$, and the energy stored in inductor $\mathrm{L}_{2}$. Capacitor $\mathrm{C}_{0}$ is also charged by the input supply, $\mathrm{U}_{\mathrm{in}}$, and the energy stored in inductor $\mathrm{L}_{1}$. The inductor voltages across $L_{1}$ and $L_{2}$ are expressed as

$$
\begin{gather*}
\mathrm{U}_{\mathrm{L} 1}=\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}  \tag{3}\\
\mathrm{U}_{\mathrm{L} 2}=\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{\mathrm{Cap}} \tag{4}
\end{gather*}
$$

According to the voltage-second (V-S) balance technique applied to the inductors, its further generalization produces the Equation for step-up gain in continuous conduction mode (CCM) as exemplified by the following expressions:

$$
\begin{gather*}
\int_{0}^{\mathrm{DT}_{\mathrm{S}}}\left(\mathrm{U}_{\text {in }}+\mathrm{U}_{\mathrm{Cap}}\right) \mathrm{dt}+\int_{\mathrm{DT}_{\mathrm{S}}}^{\mathrm{T}_{\mathrm{S}}}\left(\mathrm{U}_{\text {in }}-\mathrm{U}_{0}\right) \mathrm{dt}=0  \tag{5}\\
\int_{0}^{\mathrm{DT}_{\mathrm{S}}} \mathrm{U}_{\mathrm{in}} \mathrm{dt}+\int_{\mathrm{DT}_{S}}^{\mathrm{T}_{\mathrm{S}}}\left(\mathrm{U}_{\text {in }}-\mathrm{U}_{\text {Cap }}\right) \mathrm{dt}=0  \tag{6}\\
\mathrm{G}_{\mathrm{CCM}(\text { step-up })}=\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {in }}}=\frac{1}{(1-\mathrm{D})^{2}} \tag{7}
\end{gather*}
$$

The characteristics' typical waveforms (current and voltage) of the presented circuit in step-up operation under continuous conduction mode (CCM) are shown in Figure 4.

The Cap and $C_{0}$ capacitor currents are expressed as:

$$
\begin{gather*}
\mathrm{i}_{\mathrm{Cap}}=\left\{\begin{array}{cc}
-\mathrm{I}_{\mathrm{L} 1} & 0 \leq \mathrm{t} \leq \mathrm{DT} \mathrm{~S}_{\mathrm{S}} \\
\mathrm{I}_{\mathrm{L} 2} & \mathrm{DT} T_{\mathrm{S}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}
\end{array}\right.  \tag{8}\\
\mathrm{i}_{\mathrm{C}_{0}}=\left\{\begin{array}{cc}
-\mathrm{I}_{0} & 0 \leq \mathrm{t} \leq \mathrm{DT} T_{\mathrm{S}} \\
\mathrm{I}_{\mathrm{L} 1}-\mathrm{I}_{0} & \mathrm{DT}_{\mathrm{S}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}
\end{array}\right. \tag{9}
\end{gather*}
$$

By using the ampere-second balance principle on Cap and $C_{0}$,

$$
\begin{gather*}
\left\langle\mathrm{i}_{\text {Cap }}\right\rangle=0=\frac{-\mathrm{DT}_{\mathrm{s}} \mathrm{I}_{\mathrm{L} 1}+(1-\mathrm{D}) \mathrm{T}_{\mathrm{S}} \mathrm{I}_{\mathrm{L} 2}}{\mathrm{~T}_{\mathrm{S}}} \Rightarrow \mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{D}}{(1-\mathrm{D})} \mathrm{I}_{\mathrm{L} 1}  \tag{10}\\
\left\langle\mathrm{i}_{\mathrm{C}_{0}}\right\rangle=0=\mathrm{I}_{\mathrm{L} 1}=\frac{1}{(1-\mathrm{D})} \mathrm{I}_{0}  \tag{11}\\
\mathrm{I}_{\mathrm{L} 2}=\frac{\mathrm{D}}{(1-\mathrm{D})^{2}} \mathrm{I}_{0} \tag{12}
\end{gather*}
$$



Figure 4. Characteristics waveforms (a) current waveforms; (b) voltage waveforms of the presented circuit in step-up operation under CCM.

The expression for the inductor current ripples in $L_{1}$ and $L_{2}$ are written as

$$
\begin{gather*}
\mathrm{i}_{\mathrm{L} 1}\left(\mathrm{DT}_{\mathrm{s}}\right)=\mathrm{i}_{\mathrm{L} 1}(0)+\frac{1}{\mathrm{~L}_{1}} \int_{0}^{\mathrm{DT}} \mathrm{U}_{\mathrm{s}}  \tag{13}\\
\mathrm{U}_{\mathrm{L} 1}(\mathrm{t}) \mathrm{dt} \Rightarrow \Delta \mathrm{i}_{\mathrm{L} 1}=\frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{in}}+\mathrm{U}_{\mathrm{Cap}}\right)}{\mathrm{L}_{1} \mathrm{f}_{\mathrm{sw}}}  \tag{14}\\
\mathrm{i}_{\mathrm{L} 2}\left(\mathrm{DT}_{\mathrm{s}}\right)=\mathrm{i}_{\mathrm{L} 2}(0)+\frac{1}{\mathrm{~L}_{2}} \int_{0}^{\mathrm{DT}_{\mathrm{s}}} \mathrm{U}_{\mathrm{L} 2}(\mathrm{t}) \mathrm{dt} \Rightarrow \Delta \mathrm{i}_{\mathrm{L} 2}=\frac{\mathrm{DU}_{\mathrm{in}}}{\mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}}
\end{gather*}
$$

The converter operates under CCM, when the average value of an inductor is more than half of its current ripples [33]. The inductor values based on its ripples are expressed as

$$
\mathrm{I}_{\mathrm{L} 1} \geq \frac{1}{2} \Delta \mathrm{i}_{\mathrm{L} 1}
$$

and

$$
\mathrm{I}_{\mathrm{L} 2} \geq \frac{1}{2} \Delta \mathrm{i}_{\mathrm{L} 2}
$$

For determining the value of $L_{1}$,

$$
\frac{\mathrm{I}_{0}}{1-\mathrm{D}} \geq \frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{in}}+\mathrm{U}_{\text {Cap }}\right)}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}
$$

where

$$
\mathrm{I}_{0}=\frac{\mathrm{U}_{0}}{\mathrm{R}_{0}} ; \frac{\mathrm{U}_{\text {Cap }}}{\mathrm{U}_{\mathrm{in}}}=\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {Cap }}}=\frac{1}{1-\mathrm{D}}
$$

The expression becomes

$$
\frac{\mathrm{U}_{0}}{\mathrm{R}_{0}(1-\mathrm{D})}=\frac{\mathrm{D}(2-\mathrm{D}) \mathrm{U}_{\mathrm{Cap}}}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}
$$

Similarly, for the inductor value $\mathrm{L}_{2}$,

$$
\begin{gathered}
\frac{\mathrm{DI}_{0}}{(1-\mathrm{D})^{2}} \geq \frac{\mathrm{DU}_{\mathrm{in}}}{2 \mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}} \\
\frac{\mathrm{U}_{0}}{\mathrm{R}_{0}(1-\mathrm{D})^{2}} \geq \frac{\mathrm{U}_{\mathrm{in}}}{2 \mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}}
\end{gathered}
$$

After simplification of the above expressions, the least possible values of inductors can be found as

$$
\begin{gather*}
\mathrm{L}_{1} \geq \frac{\mathrm{D}(2-\mathrm{D})(1-\mathrm{D})^{2} \mathrm{R}_{0}}{2 \mathrm{f}_{\mathrm{sw}}}  \tag{15}\\
\mathrm{~L}_{2} \geq \frac{(1-\mathrm{D})^{4} \mathrm{R}_{0}}{2 \mathrm{f}_{\mathrm{sw}}} \tag{16}
\end{gather*}
$$

If the values of the inductors are less than the above expression, then the converter will face the boundary condition or even the discontinuous conduction mode. The comparison of voltage gain along with duty cycle for step-up operation is illustrated in Figure 5. It is evident that the step-up gain of the proposed circuit is better than the converter in [23].


Figure 5. Comparison of voltage gain and duty cycle of various converters in step-up mode.

### 2.2. Step-Down Operation

The circuit of proposed topology in step-down operation is illustrated in Figure 6a; here, $S_{3}$ and $S_{4}$ act as control switches and $S_{1}$ and $S_{2}$ are as synchronous rectifiers. It operates under two statuses based on the triggering of the corresponding switches.

(a)


Figure 6. (a) step-down operation of the proposed converter; (b) Status I; (c) Status II.

### 2.2.1. Status $I\left(t_{0} \leq t \leq t_{1}\right)$

During this time span, the switches $S_{3}$ and $S_{4}$ are turned ON , while the switches $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ turned OFF at the same time are illustrated in Figure 6b by means of applying the gate pulses to the appropriate switches. The energy from the high-voltage end, which is the input voltage $U_{i n}$, is transferred on the way to the inductor $L_{1}$. The capacitor Cap is discharged through inductor $L_{2}$ and capacitor $C_{0}$. Thus, the inductor voltages in $L_{1}$ and $L_{2}$ are attained as

$$
\begin{gather*}
\mathrm{U}_{\mathrm{L} 1}=\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}  \tag{17}\\
\mathrm{U}_{\mathrm{L} 2}=\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0} \tag{18}
\end{gather*}
$$

### 2.2.2. Status II $\left(\mathrm{t}_{1} \leq \mathrm{t} \leq \mathrm{t}_{2}\right)$

During this time span, the switches $S_{1}$ and $S_{2}$ are turned on, while switches $S_{3}$ and $S_{4}$ are turned off, as shown in Figure 6 c by means of applying the gate pulses to the appropriate switches. The inductor $\mathrm{L}_{1}$ is demagnetized to capacitors Cap and $\mathrm{C}_{0}$. The inductor energy stored in $\mathrm{L}_{2}$ is released to capacitor $\mathrm{C}_{0}$, which provides energy to the load. Therefore, the inductor voltages can be expressed as

$$
\begin{equation*}
\mathrm{U}_{\mathrm{L} 1}=-\mathrm{U}_{0}-\mathrm{U}_{\mathrm{Cap}} \tag{19}
\end{equation*}
$$

$$
\begin{equation*}
\mathrm{U}_{\mathrm{L} 2}=-\mathrm{U}_{0} \tag{20}
\end{equation*}
$$

Applying the technique of voltage-second (V-S) balance on the inductors $L_{1}$ and $L_{2}$, we obtain

$$
\begin{gather*}
\left\langle\mathrm{U}_{\mathrm{L} 1}\right\rangle=\int_{0}^{\mathrm{DT}}\left(\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}\right) \mathrm{dt}+\int_{\mathrm{DT}_{\mathrm{s}}}^{\mathrm{T}_{\mathrm{s}}}\left(-\mathrm{U}_{0}-\mathrm{U}_{\mathrm{Cap}}\right) \mathrm{dt}=0  \tag{21}\\
\left\langle\mathrm{U}_{\mathrm{L} 2}\right\rangle=\int_{0}^{\mathrm{DT}_{\mathrm{s}}}\left(\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0}\right) \mathrm{dt}+\int_{\mathrm{DT}_{\mathrm{s}}}^{\mathrm{T}_{\mathrm{s}}}\left(-\mathrm{U}_{0}\right) \mathrm{dt}=0 \tag{22}
\end{gather*}
$$

Hence, the voltage gain of step-down under continuous conduction mode specified by

$$
\begin{equation*}
\mathrm{G}_{\mathrm{CCM}(\text { step-down })}=\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {in }}}=\mathrm{D}^{2} \tag{23}
\end{equation*}
$$

Figure 7a,b shows the characteristics' typical waveforms (current and voltage) of the presented circuit in step-down operation under CCM.

If the inductors are operated under boundary condition mode (BCM), then the capacitors Cap and $C_{0}$ currents are expressed as:

$$
\mathrm{i}_{\text {Cap }}=\left\{\begin{array}{cc}
-\mathrm{I}_{\mathrm{L} 2} & 0 \leq \mathrm{t} \leq \mathrm{DT}_{\mathrm{S}}  \tag{24}\\
\mathrm{I}_{\mathrm{L} 1} & \mathrm{DT}_{\mathrm{S}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}
\end{array}\right.
$$

The current of the capacitor $\mathrm{C}_{0}$ is $\mathrm{I}_{\mathrm{L} 1}+\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{0}$. Applying the technique of $\mathrm{A}-\mathrm{S}$ (ampere-second) balance on the capacitors, Cap and $\mathrm{C}_{0}$,

$$
\begin{gather*}
\left\langle\mathrm{i}_{\text {Cap }}\right\rangle=0=\frac{-\mathrm{DT}_{\mathrm{s}} \mathrm{I}_{\mathrm{L} 2}+(1-\mathrm{D}) \mathrm{T}_{\mathrm{s}} \mathrm{I}_{\mathrm{L} 1}}{\mathrm{~T}_{\mathrm{s}}} \Rightarrow \mathrm{I}_{\mathrm{L} 1}=\frac{\mathrm{D}}{(1-\mathrm{D})} \mathrm{I}_{\mathrm{L} 2}  \tag{25}\\
\left\langle\mathrm{i}_{\mathrm{C}_{0}}\right\rangle=0 \Rightarrow \mathrm{I}_{\mathrm{L} 1}+\mathrm{I}_{\mathrm{L} 2}-\mathrm{I}_{0} \tag{26}
\end{gather*}
$$

Therefore, the average currents of the inductors are

$$
\begin{gather*}
\mathrm{I}_{\mathrm{L} 1}=\mathrm{DI}_{0}  \tag{27}\\
\mathrm{I}_{\mathrm{L} 2}=(1-\mathrm{D}) \mathrm{I}_{0} \tag{28}
\end{gather*}
$$

Current ripples of the inductors $L_{1}$ and $L_{2}$ can be attained as from the integral form of the current expressions of the inductors $L_{1}$ as well as $L_{2}$.

$$
\begin{align*}
& \mathrm{i}_{\mathrm{L} 1}\left(\mathrm{DT}_{\mathrm{s}}\right)=\mathrm{i}_{\mathrm{L} 1}(0)+\frac{1}{\mathrm{~L}_{1}} \int_{0}^{\mathrm{DT}_{\mathrm{s}}} \mathrm{U}_{\mathrm{L} 1}(\mathrm{t}) \mathrm{dt} \Rightarrow \Delta \mathrm{i}_{\mathrm{L} 1}=\frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}\right)}{\mathrm{L}_{1} \mathrm{f}_{\mathrm{sw}}}  \tag{29}\\
& \mathrm{i}_{\mathrm{L} 2}\left(\mathrm{DT}_{\mathrm{s}}\right)=\mathrm{i}_{\mathrm{L} 2}(0)+\frac{1}{\mathrm{~L}_{2}} \int_{0}^{\mathrm{DT}_{\mathrm{s}}} \mathrm{U}_{\mathrm{L} 2}(\mathrm{t}) \mathrm{dt} \Rightarrow \Delta \mathrm{i}_{\mathrm{L} 2}=\frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0}\right)}{\mathrm{L}_{2} \mathrm{f}_{\mathrm{sw}}} \tag{30}
\end{align*}
$$

Express the inductor values as

$$
\mathrm{I}_{\mathrm{L} 1} \geq \frac{1}{2} \Delta \mathrm{i}_{\mathrm{L} 1}
$$

and

$$
\mathrm{I}_{\mathrm{L} 2} \geq \frac{1}{2} \Delta \mathrm{i}_{\mathrm{L} 2}
$$

Determine the value of $L_{1}$,

$$
\mathrm{DI}_{0} \geq \frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}\right)}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}
$$

where

$$
\mathrm{I}_{0}=\frac{\mathrm{U}_{0}}{\mathrm{R}_{0}} ; \frac{\mathrm{U}_{\mathrm{Cap}}}{\mathrm{U}_{\mathrm{in}}}=\frac{\mathrm{U}_{0}}{\mathrm{U}_{\mathrm{Cap}}}=\mathrm{D}
$$

The expression becomes

$$
\mathrm{D} \frac{\mathrm{U}_{0}}{\mathrm{R}_{0}}=\frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}\right)}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}
$$

Similarly, for the inductor value $\mathrm{L}_{2}$,

$$
\begin{aligned}
& (1-\mathrm{D}) \mathrm{I}_{0} \geq \frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0}\right)}{2 \mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}} \\
& \frac{(1-\mathrm{D}) \mathrm{U}_{0}}{\mathrm{R}_{0}} \geq \frac{\mathrm{D}\left(\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0}\right)}{2 \mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}}
\end{aligned}
$$

After simplification of the above Equations, the least possible values of inductors can be expressed as

$$
\begin{gather*}
\mathrm{L}_{1} \geq \frac{\left(1-\mathrm{D}^{2}\right) \mathrm{R}_{0}}{2 \mathrm{D}^{2} \mathrm{f}_{\mathrm{sw}}}  \tag{31}\\
\mathrm{~L}_{2} \geq \frac{\mathrm{R}_{0}}{2 \mathrm{f}_{\mathrm{sw}}} \tag{32}
\end{gather*}
$$

The comparison of voltage gain along with duty cycle for step-down operation is illustrated in Figure 8. It is clear that the step-down gain is less than the existing converter [23]. Moreover, the proposed topology and its steady-state analysis are observed to be simple.


Figure 7. Characteristics waveforms (a) current waveforms; (b) voltage waveforms of the presented circuit in step-down operation under CCM.


Figure 8. Comparison of voltage gain and duty cycle of various converters in step-down mode.

## 3. Comparison and Discussion

A conventional cascaded type bidirectional buck/boost converter shown in Figure 9 is compared with the proposed converter.


Figure 9. Conventional cascaded type bidirectional DC-DC converter.
The voltage gains for boost operation and buck operation of the converter in the proposed topology are as follows:

$$
\begin{align*}
& \text { Step up mode }: \frac{\mathrm{U}_{0}}{\mathrm{U}_{\mathrm{in}}}=\frac{1}{(\mathrm{I}-\mathrm{D})^{2}} \rightarrow \mathrm{D}=1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}} \\
& \text { Step down mode }: \frac{\mathrm{U}_{0}}{\mathrm{U}_{\mathrm{in}}}=\mathrm{D}^{2} \rightarrow \mathrm{D}=\sqrt{\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {in }}}} \tag{33}
\end{align*}
$$

The cascaded type and the proposed type are similar to the voltage gain, but the presented work has certain benefits that highlight additional applications. From the cascaded type, the inductor currents along with their ripples are expressed as

$$
\begin{gather*}
\mathrm{I}_{\mathrm{L} 1}=\frac{\mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}}  \tag{34}\\
\Delta \mathrm{i}_{\mathrm{L} 1}=\frac{\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right) \mathrm{U}_{\mathrm{in}}}{\mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}  \tag{35}\\
\mathrm{I}_{\mathrm{L} 2}=\sqrt{\frac{\mathrm{U}_{\mathrm{in}}}{\mathrm{U}_{0}}} \frac{P_{0}}{\mathrm{U}_{\mathrm{in}}} \tag{36}
\end{gather*}
$$

$$
\begin{equation*}
\Delta \mathrm{i}_{\mathrm{L} 2}=\left(\frac{\left(\mathrm{U}_{0}-\mathrm{U}_{\mathrm{in}}\right)}{\mathrm{L}_{1} \mathrm{f}_{\mathrm{sw}}}\right)\left(\frac{\sqrt{\mathrm{U}_{\mathrm{in}}}}{\sqrt{\mathrm{U}_{0}}+\sqrt{\mathrm{U}_{\mathrm{in}}}}\right) \tag{37}
\end{equation*}
$$

As voltage gain of cascaded type and the proposed converter are similar, the inductor currents as well as their ripples in the presented converter are seen to be

$$
\begin{gather*}
\mathrm{I}_{\mathrm{L} 1}=\sqrt{\frac{\mathrm{U}_{\mathrm{in}}}{\mathrm{U}_{0}}} \frac{\mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}}  \tag{38}\\
\Delta \mathrm{i}_{\mathrm{L} 1}=\frac{\left(\mathrm{U}_{0}-\mathrm{U}_{\mathrm{in}}\right) \sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}}{\mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}  \tag{39}\\
\mathrm{I}_{\mathrm{L} 2}=\left(1-\sqrt{\frac{\mathrm{U}_{\mathrm{in}}}{\mathrm{U}_{0}}}\right) \frac{\mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}}  \tag{40}\\
\Delta \mathrm{i}_{\mathrm{L} 2}=\frac{\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right) \mathrm{U}_{\mathrm{in}}}{\mathrm{~L}_{2} \mathrm{f}_{\mathrm{sw}}} \tag{41}
\end{gather*}
$$

where $\mathrm{U}_{\mathrm{in}}, \mathrm{U}_{0}$, and $\mathrm{P}_{0}$ are the input-voltage side, output-voltage side, and the output power based on the boost or buck converters, respectively.

From the above Equations of cascaded type as well as the proposed one, it is identified that, in Equations (38) and (36), the inductor current $\mathrm{I}_{\mathrm{L} 1}$ of the presented type is similar to the inductor current $\mathrm{I}_{\mathrm{L} 2}$ of the cascaded type, whereas from Equations (40) and (34), it is shown that the inductor current $\mathrm{I}_{\mathrm{L} 2}$ of the presented converter is less significant than the inductor current $\mathrm{I}_{\mathrm{L} 1}$ of the cascaded type. This results in the size of inductor $L_{2}$ of the presented type being smaller than the inductor $L_{1}$ of the cascaded type.

The voltage and current stresses of the switching devices in the presented converter are:

$$
\begin{equation*}
\mathrm{U}_{\mathrm{S}_{1}}=\mathrm{U}_{0} \text { for step-up and } \mathrm{U}_{\mathrm{S}_{1}}=\mathrm{U}_{\text {in }} \text { for step-down } \tag{42}
\end{equation*}
$$

Basically,

$$
\begin{gather*}
U_{S_{1}}=U_{\text {High }} \\
U_{S_{2}}=U_{S_{3}}=U_{\text {Cap }}=\sqrt{U_{\text {in }} U_{0}}=\sqrt{U_{\text {High }} U_{\text {Low }}} \\
U_{S_{4}}=U_{\text {Cap }}+U_{0}=\sqrt{\mathrm{U}_{\text {in }} \mathrm{U}_{0}}+\mathrm{U}_{0} \text { For step-up }  \tag{43}\\
\mathrm{U}_{\mathrm{S}_{4}}=\mathrm{U}_{\text {Cap }}+\mathrm{U}_{\text {in }}=\sqrt{\mathrm{U}_{\text {in }} \mathrm{U}_{0}}+\mathrm{U}_{\text {in }} \text { For step-down } \\
\mathrm{U}_{\mathrm{S}_{4}}=\mathrm{U}_{\text {Cap }}+\mathrm{U}_{\text {High }}=\sqrt{\mathrm{U}_{\text {Low }} \mathrm{U}_{\text {High }}}+\mathrm{U}_{\text {High }}  \tag{44}\\
\left.\mathrm{i}_{\mathrm{S}_{\text {peak }}}=\mathrm{i}_{\mathrm{S}_{4 \text { peak }}}=\mathrm{I}_{\mathrm{L} 1}+\frac{\Delta \mathrm{i}_{\mathrm{L} 1}}{2}=\left[\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right)\left(\frac{\mathrm{P}_{0}}{\mathrm{U}_{\text {in }}}+\frac{\left(\mathrm{U}_{0}-\mathrm{U}_{\text {in }}\right)}{2 \mathrm{~L}_{2} \mathrm{f}_{\text {sw }}}\right)\right]  \tag{45}\\
\mathrm{i}_{\mathrm{S}_{\text {3peak }}}=\mathrm{i}_{\mathrm{L}_{2 \text { peak }}}=\left[\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right)\left(\frac{\mathrm{P}_{0}}{\mathrm{U}_{\text {in }}}+\frac{\mathrm{U}_{\text {in }}}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}\right)\right]  \tag{46}\\
\mathrm{i}_{\mathrm{S}_{2 \text { peak }}}=\mathrm{i}_{\mathrm{L}_{1 \text { peak }}}+\mathrm{i}_{\mathrm{L}_{2 \text { peak }}}=\left[\frac{\mathrm{P}_{0}}{\mathrm{U}_{\text {in }}}+\frac{\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right) \mathrm{U}_{\text {in }}}{2 \mathrm{f}_{\text {sw }}}\right]\left[\frac{1}{\mathrm{~L}_{1}}+\frac{1+\sqrt{\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {in }}}}}{\mathrm{L}_{2}}\right] \tag{47}
\end{gather*}
$$

The converter in [23] is shown in Figure 1. During step-up mode, the input current is equal to the inductor current and is shared among the switches based on the modes of operations. While during step-down operation, the input current is shared among the switches based on the modes of operations,
but the inductor current is equal to the load current. Here, the average values of the switch currents are less than the conventional converter.

The proposed topology is shown in Figure 2, and it contains two different values of inductors, resulting in the average values of the switch currents being different. From Equations (45)-(47), the current stresses of each switch can be determined, in that the currents in the switches $S_{1}$ and $S_{4}$ are the same and equivalent to the inductor current, $\mathrm{I}_{\mathrm{L} 1}$, while the current in the switch $\mathrm{S}_{3}$ has the value equal to the inductor current, $\mathrm{I}_{\mathrm{L} 2}$. These values are lesser than the average values of the switch currents in the converter of [23]. However, the current in switch $S_{2}$ is the addition of the two inductor currents, which has an edge over [23] when this switch is used as a synchronous rectifier during step-down operation. In addition, in the proposed structure, the four switch current values during boost and buck modes are similar. For the step-up operation, for a gain value of less than or equal to 5 , the converter [23] is suitable, but, for the higher gain values, its duty cycle becomes large, which is shown in Figure 5. For a large gain value of the converter [23], the duty cycle becomes high, hence the switching losses increase, which reduces its efficiency. In addition, for the step-down operation, the converter [23] has restrictions of the maximum gain value of 0.5 , but the proposed converter results in less gain compared to the converter [23], which is shown in Figure 8. Hence, the proposed type is superior for large gains during step-up operation and lower gain during the step-down operation when compared to [23].

Based on [33], in bidirectional converters, synchronous rectification plays a key role in order to achieve higher efficiency. During step-down operation, the switches $S_{3}$ and $S_{4}$ are as power switches, whereas $S_{1}$ and $S_{2}$ are synchronous rectifiers. Hence, synchronous rectification can be utilized for switch $\mathrm{S}_{2}$ of the proposed converter during step-down mode because its current value is very high, in which the efficiency has been increased when compared with the converter in [23]. At the same time, the converter in [23] has the constraints of maximum gain of 0.5 for the duty cycle of one during step-down mode; that is, gain value is always half of the duty cycle.

The cascaded type converter is shown in Figure 9, and its switch stresses in total are seen to be

$$
\begin{equation*}
\mathrm{S}=\sum_{\mathrm{j}=1}^{4} \mathrm{U}_{\mathrm{j}} \mathrm{I}_{\mathrm{j}} \tag{48}
\end{equation*}
$$

Voltage and current stresses in the switches are $U_{j}$ and $I_{j}$, respectively. S represents total active switch stresses and is given by

$$
\begin{equation*}
\mathrm{S}_{\text {prop.type }}=\frac{4 \mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}} \sqrt{\mathrm{U}_{\mathrm{in}} \mathrm{U}_{0}} \tag{49}
\end{equation*}
$$

Similarly, the overall active switch stresses in cascaded type is given by

$$
\begin{gather*}
\mathrm{S}=\frac{2 \mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}} \sqrt{\mathrm{U}_{\mathrm{in}} \mathrm{U}_{0}}+2 \sqrt{\frac{\mathrm{U}_{0}}{\mathrm{U}_{\mathrm{in}}} \frac{\mathrm{P}_{0}}{\mathrm{U}_{0}} \mathrm{U}_{\mathrm{in}}}  \tag{50}\\
\mathrm{~S}_{\text {Cascadedtype }}=\frac{4 \mathrm{P}_{0}}{\mathrm{U}_{\mathrm{in}}} \sqrt{\mathrm{U}_{\mathrm{in}} \mathrm{U}_{0}} \tag{51}
\end{gather*}
$$

From expressions (10)-(12) for the inductor currents, the input power as well as output power during the step-up operation is written as

$$
\begin{gather*}
\mathrm{P}_{\mathrm{in}}=\mathrm{U}_{\mathrm{in}}\left(\mathrm{I}_{\mathrm{L}_{1}}+\mathrm{I}_{\mathrm{L}_{2}}\right)=\frac{\mathrm{U}_{\mathrm{in}} \mathrm{U}_{0}}{(1-\mathrm{D})^{2} \mathrm{R}_{0}}  \tag{52}\\
\mathrm{P}_{0}=\frac{\mathrm{U}_{0}^{2}}{\mathrm{R}_{0}} \tag{53}
\end{gather*}
$$

The powers accompanying under step-down operation are

$$
\begin{gather*}
\mathrm{P}_{\mathrm{in}}=\mathrm{DU}_{\mathrm{in}} \mathrm{I}_{\mathrm{L}_{1}}=\frac{\mathrm{D}^{2} \mathrm{U}_{0} \mathrm{U}_{\mathrm{in}}}{\mathrm{R}_{0}}  \tag{54}\\
\mathrm{P}_{0}=\frac{\mathrm{U}_{0}^{2}}{\mathrm{R}_{0}} \tag{55}
\end{gather*}
$$

The equivalent circuit of the proposed topology is shown in Figure 10, which include the conduction losses of the components and offset voltages of diodes while capacitors are assumed to be ideal. The current flow path under CCM for each mode of the equivalent circuit is identical to the main circuit.


Figure 10. Equivalent circuit diagram of the proposed topology.
From the equivalent circuit diagram of proposed work, the inductor voltages under the status of step-up can be seen as

$$
\begin{gather*}
\mathrm{U}_{\mathrm{L} 1}= \begin{cases}\mathrm{U}_{\mathrm{in}}+\mathrm{U}_{\mathrm{Cap}}+\mathrm{i}_{\mathrm{L} 1}\left(\mathrm{r}_{\mathrm{L} 1}+\mathrm{r}_{\mathrm{S} 1}+\mathrm{r}_{\mathrm{S} 2}\right)+\mathrm{i}_{\mathrm{L} 2} \mathrm{r}_{\mathrm{S} 2}, & 0 \leq \mathrm{t} \leq \mathrm{DT} \\
\mathrm{U}_{\mathrm{in}}+\mathrm{U}_{\mathrm{F} 4}+\mathrm{i}_{\mathrm{L} 1}\left(\mathrm{r}_{\mathrm{L} 1}+\mathrm{R}_{\mathrm{S} 4}\right)-\mathrm{U}_{0}, & \mathrm{DT}_{\mathrm{s}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}\end{cases}  \tag{56}\\
\mathrm{U}_{\mathrm{L} 2}= \begin{cases}\mathrm{U}_{\mathrm{in}}+\mathrm{i}_{\mathrm{L} 2}\left(\mathrm{r}_{\mathrm{L} 2}+\mathrm{r}_{\mathrm{S} 2}\right)+\mathrm{i}_{\mathrm{L} 1} \mathrm{r}_{\mathrm{S} 2}, & 0 \leq \mathrm{t} \leq \mathrm{DT} \\
\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{\mathrm{Cap}}+\mathrm{i}_{\mathrm{L} 2}\left(\mathrm{r}_{\mathrm{L} 2}+\mathrm{R}_{\mathrm{S} 3}\right)+\mathrm{U}_{\mathrm{F} 3}, & \mathrm{DT}_{\mathrm{s}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}\end{cases} \tag{57}
\end{gather*}
$$

Similarly, the inductor voltages during the status of step-down can be seen as

$$
\begin{gather*}
\mathrm{U}_{\mathrm{L} 1}= \begin{cases}\mathrm{U}_{\mathrm{in}}-\mathrm{U}_{0}+\mathrm{i}_{\mathrm{L} 1}\left(\mathrm{r}_{\mathrm{L} 1}+\mathrm{r}_{\mathrm{S} 4}\right), & 0 \leq \mathrm{t} \leq \mathrm{DT}_{\mathrm{S}} \\
-\mathrm{U}_{0}-\mathrm{U}_{\mathrm{Cap}}+\mathrm{i}_{\mathrm{L} 1}\left(\mathrm{r}_{\mathrm{L} 1}+\mathrm{R}_{\mathrm{S} 1}+\mathrm{R}_{\mathrm{S} 2}\right)+\mathrm{i}_{\mathrm{L} 2} \mathrm{R}_{\mathrm{S} 2}+\mathrm{U}_{\mathrm{F} 1}+\mathrm{U}_{\mathrm{F} 2}, & \mathrm{DT}_{\mathrm{s}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{s}}\end{cases}  \tag{58}\\
\mathrm{U}_{\mathrm{L} 2}= \begin{cases}\mathrm{U}_{\mathrm{Cap}}-\mathrm{U}_{0}+\mathrm{i}_{\mathrm{L} 2}\left(\mathrm{r}_{\mathrm{L} 2}+\mathrm{r}_{\mathrm{S} 3}\right), & 0 \leq \mathrm{t} \leq \mathrm{DT}_{\mathrm{s}} \\
-\mathrm{U}_{0}+\mathrm{i}_{\mathrm{L} 2}\left(\mathrm{r}_{\mathrm{L} 2}+\mathrm{R}_{\mathrm{S} 2}\right)+\mathrm{i}_{\mathrm{L} 1} \mathrm{R}_{\mathrm{S} 2}+\mathrm{U}_{\mathrm{F} 2}, & \mathrm{DT}_{\mathrm{s}} \leq \mathrm{t} \leq \mathrm{T}_{\mathrm{S}}\end{cases} \tag{59}
\end{gather*}
$$

where $r_{s}$ is the drain-source resistance of the power switches, and $R_{s}$ is the on-state resistance of the body diode of the switches.

Based on [34], the proposed topology under step-up mode, the switching losses on the MOSFET switches can be written as follows:

$$
\begin{gather*}
\mathrm{P}_{\mathrm{SW} 1}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 1} \mathrm{U}_{0}^{2}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 1} \mathrm{R}_{0} \mathrm{P}_{0}  \tag{60}\\
\mathrm{P}_{\mathrm{SW} 2}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 2} \mathrm{U}_{\mathrm{Cap}}^{2}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 2}(1-\mathrm{D})^{2} \mathrm{R}_{0} \mathrm{P}_{0} \tag{61}
\end{gather*}
$$

Ferrite core types of inductors are used in which the measurement of core loss [34] needs some arrangements for evaluating flux density comprise the estimation of hysteresis B-H curve or loop areas. From the data sheet of the ferrite core, the curves related to B-H loop support to estimate the inductor core loss. Such B-H curve points to power loss density in terms of $\mathrm{mW} / \mathrm{cm}^{3}$, which is a function of switching frequency, fsw, and a peak-to-peak flux density $\Delta \mathrm{B}$. The voltage across the inductor based on Faraday's law can be expressed as

$$
\begin{equation*}
\mathrm{U}_{\mathrm{L}}(\mathrm{t})=\mathrm{NA}_{\mathrm{c}} \frac{\mathrm{~dB}(\mathrm{t})}{\mathrm{dt}} \tag{62}
\end{equation*}
$$

Hence, in an inductor of a DC-DC converter, the peak flux density $\Delta \mathrm{B}$ can be attained as

$$
\begin{equation*}
\Delta \mathrm{B}=\left(\frac{\mathrm{U}_{\mathrm{L}}}{\mathrm{NA}_{\mathrm{c}}}\right)\left(\mathrm{DT}_{\mathrm{s}}\right) \tag{63}
\end{equation*}
$$

where $U_{L}$ is the inductor voltage during the power switch is $\mathrm{ON}\left(\mathrm{DT}_{\mathrm{S}}\right), \mathrm{N}$ is the number of turns around the inductor core, and $\mathrm{A}_{\mathrm{C}}$ is the core area of an inductor. Therefore, the core loss can be attained as

$$
\begin{equation*}
\mathrm{p}_{\mathrm{fe}}=\left(\mathrm{A}_{\mathrm{c}} \ell_{\mathrm{mag}}\right)(\text { core loss density }) \tag{64}
\end{equation*}
$$

where $\ell_{\text {mag }}$ is the magnetic path length of the core. By using (63), for the inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$, its core loss density ( $\Delta \mathrm{B}$ ) can be written as

$$
\begin{gather*}
\Delta \mathrm{B}_{1}=\left(\frac{U_{\text {in }}+U_{\text {Cap }}}{N_{1} A_{c} f_{\text {sw }}}\right)(D)=\frac{D(1-D)(2-D)}{N_{1} A_{c} f_{s w}} U_{0}  \tag{65}\\
\Delta B_{2}=\left(\frac{U_{\text {in }}}{N_{2} A_{c} f_{s w}}\right)(D)=\frac{D(1-D)^{2}}{N_{2} A_{c} f_{s w}} U_{0} \tag{66}
\end{gather*}
$$

Applying the voltage-second (V-S) balance technique on the inductor voltages, by using Equations (56) and (57), and the inductor current Equations in (11) and (12), and also considering the various losses using Equations (63) and (64), the efficiency of the presented work under step-up operation can be derived as

$$
\begin{equation*}
\eta=\frac{P_{0}}{P_{\text {in }}}=\frac{R_{0}}{\frac{W_{1}}{(1-D)^{4}}+W_{2} R_{0}+W_{3} R_{0}^{2}} \tag{67}
\end{equation*}
$$

where

$$
\begin{gathered}
\mathrm{W}_{1}=\mathrm{D}^{3}\left(\mathrm{r}_{\mathrm{S} 1}-\mathrm{R}_{\mathrm{S} 3}-\mathrm{R}_{\mathrm{S} 4}\right)+\mathrm{D}^{2}\left(\mathrm{r}_{\mathrm{L} 1}+\mathrm{r}_{\mathrm{L} 2}+\mathrm{R}_{\mathrm{S} 3}-2 \mathrm{r}_{\mathrm{S} 1}+3 \mathrm{R}_{\mathrm{S} 4}\right)+\mathrm{D}\left(\mathrm{r}_{\mathrm{S} 1}+\mathrm{r}_{\mathrm{S} 2}-2 \mathrm{r}_{\mathrm{L} 1}-3 \mathrm{R}_{\mathrm{S} 4}\right)+\mathrm{r}_{\mathrm{L} 2}+\mathrm{R}_{\mathrm{S} 4} \\
\mathrm{~W}_{2}=1+\frac{\mathrm{U}_{\mathrm{F} 4}}{\mathrm{U}_{0}}+\frac{\mathrm{DU} \mathrm{U}_{\mathrm{F} 3}}{(1-\mathrm{D}) \mathrm{U}_{0}} \\
\mathrm{~W}_{3}=\left((1-\mathrm{D})^{2} \mathrm{C}_{\mathrm{S} 2}+\mathrm{C}_{\mathrm{S} 1}\right) \mathrm{f}_{\mathrm{SW}}+\frac{\mathrm{P}_{\text {Core-lossL}}+\mathrm{P}_{\text {Core-lossL}}}{} \\
\mathrm{U}_{0}{ }^{2}
\end{gathered}
$$

Similarly, from [34], the proposed topology under step-down mode, the switching losses on the MOSFET switches can be expressed as follows:

$$
\begin{gather*}
\mathrm{P}_{\mathrm{SW} 3}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 3} \mathrm{U}_{\mathrm{Cap}}{ }^{2}=\left(\frac{1}{\mathrm{D}}\right)^{2} \mathrm{f}_{\mathrm{sW}} \mathrm{C}_{\mathrm{S} 3} \mathrm{R}_{0} \mathrm{P}_{0}  \tag{68}\\
\mathrm{P}_{\mathrm{SW} 4}=\mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 4}\left(\mathrm{U}_{\mathrm{Cap}}+\mathrm{U}_{\mathrm{in}}\right)^{2}=\left(\frac{\mathrm{D}+1}{\mathrm{D}^{2}}\right)^{2} \mathrm{f}_{\mathrm{sw}} \mathrm{C}_{\mathrm{S} 4} \mathrm{R}_{0} \mathrm{P}_{0} \tag{69}
\end{gather*}
$$

In addition, the core-loss density $(\Delta B)$ under step-down mode for the inductors $L_{1}$ and $L_{2}$ can be obtained as

$$
\begin{gather*}
\Delta \mathrm{B}_{1}=\left(\frac{\mathrm{U}_{0}+\mathrm{U}_{\mathrm{Cap}}}{\mathrm{~N}_{1} \mathrm{~A}_{\mathrm{c}} \mathrm{f}_{\mathrm{sw}}}\right)(\mathrm{D})=\frac{(1+\mathrm{D})}{\mathrm{N}_{1} \mathrm{~A}_{\mathrm{c}} \mathrm{f}_{\mathrm{sw}}} \mathrm{U}_{0}  \tag{70}\\
\Delta \mathrm{~B}_{2}=\left(\frac{\mathrm{U}_{0}}{\mathrm{~N}_{2} \mathrm{~A}_{\mathrm{c}} \mathrm{f}_{\mathrm{sw}}}\right)(\mathrm{D}) \tag{71}
\end{gather*}
$$

For the same specifications of input and output voltages $\left(U_{H}, U_{L}\right)$, switching frequency $\left(f_{\text {sw }}\right)$ and output power $\left(\mathrm{P}_{0}\right)$ of the presented converter, the core loss on the inductors under step-up and step-down modes are identical.

Applying voltage-second (V-S) balance technique on the inductor voltages, by using Equations (58) and (59), and the inductor current Equations in (27) and (28), and also considering the various losses using Equations (63) and (64), the efficiency of the presented work under step-down operation can be derived as

$$
\begin{equation*}
\eta=\frac{P_{0}}{P_{\text {in }}}=\frac{R_{0}}{W_{1}+W_{2} R_{0}+W_{3} R_{0}^{2}} \tag{72}
\end{equation*}
$$

where

$$
\begin{gathered}
W_{1}=D^{3}\left(r_{S 3}+r_{S 4}-R_{S 1}\right)+D^{2}\left(r_{L 1}+r_{L 2}+R_{S 1}-2 r_{S 3}\right)+D\left(r_{S 3}-2 r_{L 1}-R_{S 2}\right)+r_{L 1}+R_{S 2} \\
W_{2}=1+\frac{(1-D) U_{F 1}}{U_{0}}+\frac{D(1-D) U_{\mathrm{F} 3}}{U_{0}} \\
W_{3}=\left(\frac{1}{D}\right)^{2}\left(C_{S 3}+\left(\frac{D+1}{D}\right)^{2} C_{S 4}\right) f_{\mathrm{SW}}+\frac{P_{\text {Core-lossL}}+P_{\text {Core-lossL }}}{U_{0}^{2}}
\end{gathered}
$$

Consider a voltage value of 180 V as output for the step-up and input for the step-down operations. Three cases of different gain values are to be discussed for both directions of the bidirectional DC-DC converters. In general, Gain step-down $=1 /$ Gain $_{\text {step-up }}$
Case A: 12 V to 180 V ; (Gain step-up $=15$ )
Case B: 18 V to 180 V ; (Gain step-up $=10$ )
Case C: 24 V to 180 V ; $\left(\right.$ Gain $\left._{\text {step-up }}=7.5\right)$
Comparisons of the efficiencies under different power ratings and gain values for the proposed topology with the converter in [23] and the cascaded type under step-up and step-down operations have been carried out for three different cases. For all of the above-mentioned three cases, the parameters of converters are considered while comparisons of the proposed work with the cascaded type are as follows:
$\mathrm{r}_{\mathrm{S} 2}=\mathrm{r}_{\mathrm{S} 3}=55 \mathrm{~m} \Omega, \mathrm{r}_{\mathrm{S} 1}=\mathrm{r}_{\mathrm{S} 4}=0.27 \Omega ; \mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{S} 2}=\mathrm{R}_{\mathrm{S} 3}=\mathrm{R}_{\mathrm{S} 4}=0.1 \Omega ; \mathrm{L}_{1}=200 \mu \mathrm{H}, \mathrm{L}_{2}=15 \mu \mathrm{H}$, $r_{L 1}=r_{L 2}=0.1 \Omega ; f_{S w}=30 \mathrm{kHz}$, where $r_{S}$ and $R_{s}$ are the drain to source resistance of the power switches and ON-state resistances of their body diodes and all the forward voltage drops $\mathrm{U}_{\mathrm{F}}$ of the switches are equal to 1 Volt.

By considering these three cases of voltage levels mentioned above, under various power ratings, using Equations (67) and (72), the calculated efficiency versus power for the proposed circuit along with the cascaded type, and the converter in [23], are shown in Figure 11a for step-up operation and Figure 11b for step-down operation. It is evident that the proposed converter with large duty cycles has higher
efficiency under various power ratings particularly when compared with the cascaded type and also with the converter in [23].


Figure 11. Efficiency comparisons of the proposed work with the converter in [23] and the cascaded type (a) for step-up operation and (b) for step-down operation.

The voltage gain of the proposed type purely depends on the duty cycles, the efficiency with the different values of duty cycles for two different power ratings are shown in Figure 12a for step-up operation and Figure 12b for step-down operation.


Figure 12. Efficiency versus duty-cycle of proposed work based on two different power ratings (a) step-up operation; (b) step-down operation.

## 4. Simulation Study

The operation of presented circuit and its performance calculation was obtained using the MATLAB/Simulink package software, and its relevant results were discussed. The parameters as well as specifications relevant to the simulation work are as follows: for the step-up operation, the input voltage $\left(\mathrm{U}_{\text {in }}\right)$ of the converter $=12 \mathrm{~V}$, and the output voltage $\left(\mathrm{U}_{0}\right)$ of the converter $=180 \mathrm{~V}$, power associated in the converter $=200 \mathrm{~W}$, maximum duty cycle for step-up mode, $\delta=0.742$ and switching frequency, $\mathrm{f}_{\mathrm{sw}}=30 \mathrm{kHz}$. The inductor values were $\mathrm{L}_{1}=200 \mu \mathrm{H}$ and $\mathrm{L}_{2}=15 \mu \mathrm{H}$ receptivity. The capacitors were $\mathrm{C}=\mathrm{C}_{0}=220 \mu \mathrm{~F}$. Figure 13 shows simulation results for the step-up operation of the proposed converter operating at switching frequency of 30 kHz and for a duty ratio of $74.2 \%$, and the results perfectly match the theoretical values.


Figure 13. Simulation waveforms of the proposed converter under step-up operation for input voltage 12 V DC and 0.742 duty cycle (a) Input voltage; (b) Output voltage; (c) Input current; (d) Output current; (e) Inductor current, $\mathrm{I}_{\mathrm{L} 1}$; (f) Inductor current, $\mathrm{I}_{\mathrm{L} 2}$; (g) Inductor voltage, $\mathrm{U}_{\mathrm{L} 1}$; (h) Inductor voltage, $\mathrm{U}_{\mathrm{L} 2}$; (i) Switch current, $\mathrm{I}_{\mathrm{S} 1}$; (j) Switch current, $\mathrm{I}_{\mathrm{S} 2}$; (k) Switch current, $\mathrm{I}_{\mathrm{S} 3}$; (1) Switch current, $\mathrm{I}_{\mathrm{S} 4}$; (m) Switch voltage, $\mathrm{U}_{\mathrm{S} 1} ;(\mathbf{n})$ Switch voltage, $\mathrm{U}_{\mathrm{S} 2} ;(\mathbf{0})$ Switch voltage, $\mathrm{U}_{\mathrm{S} 3} ;(\mathbf{p})$ Switch voltage, $\mathrm{U}_{\mathrm{S}} ;(\mathbf{q})$ Capacitor voltage, $\mathrm{U}_{\mathrm{Cap}} ;(\mathbf{r})$ Output capacitor voltage, $\mathrm{U}_{\mathrm{CO}}$.

From Figure 13a,b, when the duty ratio of the converter was kept at 0.742 for the applied voltage of 12 V , the converter provided a voltage of 176.8 V (14.733 times greater than the applied voltage) at the output terminals. During the operation of converter under CCM, the current in the inductor $1, \mathrm{I}_{\mathrm{L} 1}$ was saturated within the band range of 1 to 7.5 A , while the current in the inductor $2, \mathrm{I}_{\mathrm{L} 2}$ was saturated within the band range of 4 to 20 A and maintained continuously the input current of the converter shown in Figure 13c. Figure 13e,f show the inductor current waveforms, with $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$ obtained from simulation. From these waveforms, it is identified that both the inductors $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$ were uniformly charging and delivering the current continuously during conduction. From the simulation waveforms of the inductor currents, it can be inferred that the presented topology maintains the current in a continuous manner. Figure 13d represents the output current waveform which has the value of approximately 0.995 A .

Figure $13 \mathrm{~g}, \mathrm{~h}$ shows inductor voltages, $\mathrm{U}_{\mathrm{L} 1}$ and $\mathrm{U}_{\mathrm{L} 2}$, and Figure $13 \mathrm{~m}-\mathrm{p}$ displays voltage across the power switches, $U_{S 1}$ to $U_{S 4}$, respectively. From these waveforms, it could be inferred that, during the operating period, the switches (MOSFET) followed their voltage in a maximum allowable range of 200 V and 500 V . Figure $13 i, 1$ shows the switch current waveforms $\mathrm{I}_{\mathrm{S} 1}$ to $\mathrm{I}_{\mathrm{S} 4}$. From these waveforms, it is shown that the switch currents, $\mathrm{I}_{\mathrm{S} 1}$ and $\mathrm{I}_{\mathrm{S} 4}$, are equal to the inductor current $\mathrm{I}_{\mathrm{L} 1}$, while $\mathrm{I}_{\mathrm{S} 3}$ is equal to the inductor current $\mathrm{I}_{\mathrm{L} 2}$, the switch current $\mathrm{I}_{\mathrm{S} 2}$ is the sum of the two inductor currents, $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$. From Figure 13q, the capacitor voltage results in the square root of the product of the input and output voltages. Figure 13 r represents the waveform for the output capacitor voltage.

Similarly, for the step-down operation, the voltage input $\left(\mathrm{U}_{\mathrm{in}}\right)$ of the converter $=180 \mathrm{~V}$, and the voltage output $\left(\mathrm{U}_{0}\right)$ of the converter $=12 \mathrm{~V}$, power associated in the converter $=200 \mathrm{~W}$, maximum duty cycle for step-down mode, $\delta=0.258$ and operating at switching frequency $f_{s w}=30 \mathrm{kHz}$. The inductor values were $\mathrm{L}_{1}=200 \mu \mathrm{H}$ and $\mathrm{L}_{2}=15 \mu \mathrm{H}$ receptivity. The capacitors were $\mathrm{C}=\mathrm{C}_{0}=220 \mu \mathrm{~F}$. Figure 14 shows simulation results for the step-down operation of the proposed converter operating at a switching frequency of 30 kHz and duty ratio of $25.8 \%$; the results verified the theoretical values. From Figure 14a,b, when the duty ratio of the converter was kept at 0.258 for the applied voltage of 180 V , the converter provided a voltage of 11.88 V ( 0.066 times smaller than the applied voltage) at the output terminals. During the operation of converter under CCM, the current in the inductor 1, $\mathrm{I}_{\mathrm{L} 1}$ was saturated within the band range of 1 to 7.5 A , while the current in the inductor $2, \mathrm{I}_{\mathrm{L} 2}$ was saturated within the band range of 4 to 20 A and maintained continuously the input current of the converter shown in Figure 14c.

Figure 14e,f shows the inductor current waveforms, and $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$ were obtained from simulation. From these waveforms, it is identified that both of the inductors $L_{1}$ and $L_{2}$ were uniformly charging for the mentioned duty period of $25.8 \%$ and delivering the current continuously during conduction. From the simulation waveforms of the inductor currents, it can be inferred that the presented topology maintains the current in continuous manner. Figure 14d represents the output current waveform which has the value of approximately 16.1 A. Figure $14 \mathrm{~g}, \mathrm{~h}$ shows inductor voltages, $\mathrm{U}_{\mathrm{L} 1}$ and $\mathrm{U}_{\mathrm{L} 2}$, and Figure $14 \mathrm{~m}-\mathrm{p}$ displays voltage across the power switches, $\mathrm{U}_{\mathrm{S} 1}$ to $U_{S 4}$ respectively. From these waveforms, it could be inferred that, during the operating period, the switches (MOSFET) had their voltage in a maximum allowable range of 200 V and 500 V .

Figure 14i-1 shows the switch current waveforms $\mathrm{I}_{\mathrm{S} 1}$ to $\mathrm{I}_{\mathrm{S} 4}$; from these waveforms, it is shown that the switch currents, $I_{S 1}$ and $I_{S 4}$, are equal to the inductor current $I_{L 1}$, while $I_{S 3}$ is equal to the inductor current $\mathrm{I}_{\mathrm{L} 2}$, and the switch current $\mathrm{I}_{\mathrm{S} 2}$ is the sum of the two inductor currents, $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$. From Figure 14q, the capacitor voltage results in the square root of the product of the input and output voltages. Figure 14r represents the waveform for the output capacitor voltage.


Figure 14. Simulation waveforms of the proposed converter under step-down operation for input voltage 180 V DC and 0.258 duty cycle (a) Input voltage; (b) Output voltage; (c) Input current; (d) Output current; (e) Inductor current, $\mathrm{I}_{\mathrm{L} 1} ;(\mathrm{f})$ Inductor current, $\mathrm{I}_{\mathrm{L} 2} ;(\mathrm{g})$ Inductor voltage, $\mathrm{U}_{\mathrm{L} 1} ;(\mathbf{h})$ Inductor voltage, $\mathrm{U}_{\mathrm{L} 2}$; (i) Switch current, $\mathrm{I}_{\mathrm{S}}$; (j) Switch current, $\mathrm{I}_{\mathrm{S}_{2}}$; (k) Switch current, $\mathrm{I}_{\mathrm{S} 3}$; (l) Switch current, $\mathrm{I}_{54}$; (m) Switch voltage, $\mathrm{U}_{\mathrm{S} 1} ;(\mathbf{n})$ Switch voltage, $\mathrm{U}_{\mathrm{S} 2} ;(\mathbf{o})$ Switch voltage, $\mathrm{U}_{\mathrm{S} 3} ;(\mathbf{p})$ Switch voltage, $\mathrm{U}_{\mathrm{S} 4} ;(\mathbf{q})$ Capacitor voltage, $\mathrm{U}_{\text {Cap }} ;(\mathbf{r})$ Output capacitor voltage, $\mathrm{U}_{\mathrm{CO}}$.

From Figures $13 \mathrm{~m}-\mathrm{p}$ and $14 \mathrm{~m}-\mathrm{p}$, the voltage stress $\mathrm{U}_{\mathrm{S} 1}$ is nearly equal to 176.8 V across the switch $\mathrm{S}_{1}$. In addition, voltage stresses $\mathrm{U}_{\mathrm{S} 2}$ and $\mathrm{U}_{\mathrm{S} 3}$ are nearly equal to 46.4 V across the switches $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$. Then, the voltage stress $U_{S 4}$ is nearly equal to 223.2 V across the switch $\mathrm{S}_{4}$. Similarly, the voltages across the inductors for the various statuses under boost and buck operations are equal. Considering the simulations waveforms of current shown in Figure 13g-j and in Figure $14 \mathrm{~g}-\mathrm{j}$, from the switch currents, $\mathrm{i}_{\mathrm{s} 1}$ and $\mathrm{i}_{54}$, it can be identified that its stresses are same, its values are $i_{\text {slpeak }}=i_{\text {s4peak }}=4.3 \mathrm{~A}$. In addition, from the waveforms of the switch currents $i_{s 2}$ and $i_{s 3}$, the current stresses are the values as $i_{\text {s2peak }}=16.28 \mathrm{~A}$ and $\mathrm{i}_{\text {s3peak }}=11.94 \mathrm{~A}$, respectively.

From the above simulation waveforms of the proposed work, the simulation results agree well with the theoretical values.

## 5. Experimental Verifications

In order to validate the theoretical and simulation results, a $12 \mathrm{~V} / 180 \mathrm{~V}, 200$ Watts prototype model of the presented bidirectional converter has been designed, implemented as well as examined to validate its performance. The experimental set-up for the presented topology is illustrated in Figure 15. The hardware model of the presented topology is implemented by using a dsPIC30F microcontroller operating at a clock frequency of 30 MHz , which corresponds to a time period of 33.33 ns . Switching frequency of the converter is selected as 30 KHz , and appropriate numbers of clock signals are generated for each time interval. IRFP460 and IRFP260 were used for MOSFET switches $S_{1}$, $S_{4}$ and for $S_{2}, S_{3}$.


Figure 15. Experimental set-up of the proposed converter.
For the prototype model of the converter, the experimental relevant parameters are given in Table 1.

Table 1. Experimental parameters.

| Specifications | Values |
| :---: | :---: |
| Low voltage side, $\mathrm{U}_{\mathrm{L}}$ | 12 V |
| D, Duty cycle (step-up) | 0.742 |
| D, Duty cycle (step-down) | 0.258 |
| High Voltage side, $\mathrm{U}_{\mathrm{H}}$ | 180 V |
| Switching frequency, $\mathrm{f}_{\text {sw }}$ | 30 KHz |
| Inductor, $\mathrm{L}_{1}$ | $200 \mu \mathrm{H}$ |
| Inductor, $\mathrm{L}_{2}$ | $15 \mu \mathrm{H}$ |
| Cap, $\mathrm{C}_{0}$ | $220 \mu \mathrm{~F}$ |
| Switches $\mathrm{S}_{2}, \mathrm{~S}_{3}$ | IRFP260; $\mathrm{R}_{\mathrm{DS} \text { (on) }}=55 \mathrm{~m} \Omega$ |
| Switches $\mathrm{S}_{1}, \mathrm{~S}_{4}$ | IRFP460; $\mathrm{R}_{\mathrm{DS} \text { (on) }}=0.27 \Omega$ |
| Output Power ${ }_{\text {step-up, step-down }}$ | 200 Watts |

The maximum rate of energy stored in capacitor in step-down operation for every cycle $T_{\mathrm{s}}$ is

$$
\begin{gather*}
\Delta \mathrm{Q}=\frac{\left(\frac{\Delta \mathrm{i}_{\mathrm{L}_{1} \max }+\Delta \mathrm{i}_{\mathrm{L}_{2} \max }}{2}\right)\left(\frac{\mathrm{T}_{\mathrm{s}}}{2}\right)}{2}=\left(\frac{\Delta \mathrm{i}_{\mathrm{L}_{1} \max }+\Delta \mathrm{i}_{\mathrm{L}_{2} \max }}{8 \mathrm{f}_{\mathrm{sw}}}\right)  \tag{73}\\
\Delta \mathrm{Q}=\frac{\mathrm{D}(1-\mathrm{D}) \mathrm{U}_{\mathrm{in}}}{8 \mathrm{C}_{0} \mathrm{f}_{\mathrm{sw}}{ }^{2}}\left(\frac{\mathrm{D}}{\mathrm{~L}_{1}}+\frac{1+\mathrm{D}}{\mathrm{~L}_{2}}\right) \tag{74}
\end{gather*}
$$

From (29) and (30), the minimum value of the output capacitance $\left(\mathrm{C}_{0}\right)$ under step-down mode is derived as

$$
\begin{equation*}
\mathrm{C}_{0}=\mathrm{C}_{\mathrm{L}}=\frac{\mathrm{D}(1-\mathrm{D}) \mathrm{U}_{\mathrm{in}}}{8 \Delta \mathrm{U}_{\mathrm{C} 0} \mathrm{f}_{\mathrm{sw}} 2}\left(\frac{1+\mathrm{D}}{\mathrm{~L}_{1}}+\frac{\mathrm{D}}{\mathrm{~L}_{2}}\right) \tag{75}
\end{equation*}
$$

The peak voltage across the equivalent series resistance (ESR) of the output capacitor under step-down mode can be expressed as

$$
\begin{align*}
& \Delta \mathrm{U}_{\mathrm{C} 0}{ }^{\mathrm{ESR}}=\Delta \mathrm{i}_{\mathrm{C} 0} \mathrm{r}_{\mathrm{C} 0}=\left(\Delta \mathrm{i}_{\mathrm{L} 1}+\Delta \mathrm{i}_{\mathrm{L} 2}\right) \mathrm{r}_{\mathrm{C} 0}  \tag{76}\\
& \Delta \mathrm{U}_{\mathrm{C} 0}{ }^{\mathrm{ESR}}=\frac{(1-\mathrm{D}) \mathrm{U}_{0}}{\mathrm{Df}_{\mathrm{s}}}\left(\frac{1+\mathrm{D}}{\mathrm{~L}_{1}}+\frac{\mathrm{D}}{\mathrm{~L}_{2}}\right) \mathrm{r}_{\mathrm{C} 0} \tag{77}
\end{align*}
$$

While considering a certain ripple value, the capacitor $C_{0}$ size is calculated by (72). After knowing the ESR of the selected capacitor, the voltage-ripple is determined as $\Delta \mathrm{U}_{\mathrm{C} 0}{ }^{\mathrm{ESR}}+\Delta \mathrm{U}_{\mathrm{C} 0}$, to be patterned to be smaller than the desired value of the voltage-ripple. Hence, the sizes of capacitors $C_{0}$ in the step-up mode and Cap are expressed as

$$
\begin{gather*}
\mathrm{C}_{0} \geq \frac{\mathrm{DU}_{\text {in }}}{\mathrm{R}_{0} \Delta \mathrm{U}_{\mathrm{C} 0} \mathrm{f}_{\mathrm{sw}}}  \tag{78}\\
\mathrm{Cap} \geq \frac{1}{\Delta \mathrm{U}_{\mathrm{Cap}}}\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right) \sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}} \frac{P_{0}}{\mathrm{~V}_{\text {in }}} \tag{79}
\end{gather*}
$$

As per the capacitor value $\mathrm{C}_{0}$ for the step-down mode described, then, after choosing the capacitor Cap and $C_{0}$ for the step-up mode, its ESR values can be found. Hence, the voltage drop and its ESR values for Cap and $C_{0}$ under step-up operation can be derived as

$$
\begin{gather*}
\Delta \mathrm{U}_{\mathrm{C} 0}{ }^{\mathrm{ESR}}=\mathrm{U}_{0}\left[\frac{1}{(1-\mathrm{D}) \mathrm{R}_{0}}+\frac{\mathrm{D}(1-\mathrm{D})(2-\mathrm{D})}{2 \mathrm{~L}_{1} \mathrm{f}_{\mathrm{sw}}}\right] \mathrm{r}_{\mathrm{C} 0}  \tag{80}\\
\Delta \mathrm{U}_{\mathrm{Cap}}{ }^{\mathrm{ESR}}=\left[\frac{\mathrm{P}_{0}}{\mathrm{U}_{\text {in }}}+\frac{\left(1-\sqrt{\frac{\mathrm{U}_{\text {in }}}{\mathrm{U}_{0}}}\right) \mathrm{U}_{\text {in }}}{2 \mathrm{f}_{\mathrm{sw}}}\left(\frac{1}{\mathrm{~L}_{1}}+\frac{1+\sqrt{\frac{\mathrm{U}_{0}}{\mathrm{U}_{\text {in }}}}}{\mathrm{L}_{2}}\right)\right] \mathrm{r}_{\text {Cap }} \tag{81}
\end{gather*}
$$

Conferring to the above-mentioned Equations, to provide the capacitor voltage ripple to be less than $5 \%$, its values are chosen to be large and adequate.

During the step-up operation of the proposed topology, consider the input voltage side; that is, the low voltage and the output load resistor are $\mathrm{U}_{\text {in }}=12 \mathrm{~V}$ and $\mathrm{R}_{0}=162 \Omega$, respectively. In order to drive the proposed topology under CCM, the inductance values of $L_{1}$ and $L_{2}$ for the duty cycle, $\mathrm{D}=0.742$, switching frequency, $\mathrm{f}_{\mathrm{sw}}=30 \mathrm{kHz}$ and the output resistor, $\mathrm{R}_{0}=162 \Omega$ can be obtained as $\mathrm{L}_{1} \geq 168 \mu \mathrm{H}$ and $\mathrm{L}_{2} \geq 12 \mu \mathrm{H}$. Hence, the values of the two inductors are chosen as $200 \mu \mathrm{H}$ and $15 \mu \mathrm{H}$, respectively. These inductor values are common for both boost and buck operations. The experimental results illustrated in Figure 16 are for step-up operation. According to Equation (7), for the given parameters in Table 1, the output voltage is attained as $U_{0}=180 \mathrm{~V}$. From Figure 16d, the output voltage is nearly equal to 176.6 V , similar to the value obtained from the theoretical analysis.


Figure 16. Experimental waveforms of the proposed BDC in step-up operation (a) Gate Pulses, $\mathrm{V}_{\mathrm{GS} 1, \mathrm{~S} 2}$, $\mathrm{V}_{\mathrm{GS} 3,54}$, Inductor Current, $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2},(b)$ Switch voltages, $\mathrm{U}_{\mathrm{S} 1}, \mathrm{U}_{\mathrm{S} 2}, \mathrm{U}_{\mathrm{S} 3}$, and $\mathrm{U}_{\mathrm{S} 4}$, (c) Switch currents, $\mathrm{i}_{\mathrm{S} 1}, \mathrm{i}_{\mathrm{S} 2}, \mathrm{i}_{\mathrm{S} 3}, \mathrm{i}_{\mathrm{S} 4}$, and (d) Inductors, Capacitor, and Output voltages, $\mathrm{U}_{\mathrm{L} 1}, \mathrm{U}_{\mathrm{L} 2}, \mathrm{U}_{\mathrm{Cap}}$, and $\mathrm{U}_{\mathrm{o}}$.

Considering the waveforms from Figure 16b, it can be shown that, across each of the switches, its voltage stress is similar to the simulated values. In addition, for the inductors, its voltages are determined by considering Equations (1)-(4), for an inductor1, $\mathrm{U}_{\mathrm{L} 1}$ is equal to 58 V for mode I and -165.6 V for mode II. Similarly, for inductor $2, \mathrm{U}_{\mathrm{L} 2}$ is equal to 12 V for mode I and -34.1 V for mode II. From Figure 16a, it can be observed that the voltages across the inductors are similar to the theoretical values.

For the step-up operation, switches $S_{1}$ and $S_{2}$ act as control switches and $S_{3}$ and $S_{4}$ are synchronous rectifiers. Figure 16c shows the switch current waveforms for $S_{1}$ to $S_{4}$, which are similar to the simulation values. In addition, for the inductor currents, it can be seen that the values of $L_{1}$ and $L_{2}$ are found as 4.34 A and 11.94 A shown in Figure 16a, which shows that its values are almost equal to the simulated values. In addition, for the power circuit for step-up operation shown in Figure 3a, the input current is divided by the two inductors, and its value is also verified by Figure 16a. In addition, the output current based on the load value of $162 \Omega$ can be determined as $\mathrm{I}_{0}=\mathrm{U}_{0} / \mathrm{R}_{0}$, which is equal to 1.11 A , can be obtained as very close to the value of 1.08 A shown in Figure 16d. Thus, the theoretical results and the prototype results are validated for the step-up operation.

In the step-down operation, consider the input voltage side, where the high voltage and the output load resistor for a 200 watts output power are kept as $U_{\text {in }}=180$ Vand $R_{0}=0.72 \Omega$ for a duty cycle, $\mathrm{D}=0.258$, respectively. For the step-down operation, its experimental waveforms are illustrated in Figure 17. The output voltage based on the parameters in step-down operation is obtained from the simulation results as 11.88 V and experimentally as 11.86 V , shown in Figure 17 d . The voltage stress across each switch in buck and boost operations has similar values, shown in Figures 16b and 17b. In addition, the voltage across the inductor $1, \mathrm{U}_{\mathrm{L} 1}$ is equal to 168.4 V for mode I and -57.96 V for mode
II. Then, for an inductor $\mathrm{L}_{2}, \mathrm{U}_{\mathrm{L} 2}$ is equal to 34.24 V for mode I and -11.86 V for mode II, which are vice versa as per the step-up mode. From Figure 17d, it can be observed that the voltages across the inductors are similar to the simulation and theoretical values.


Figure 17. Experimental waveforms of the proposed BDC in step-down operation (a) Gate Pulses, $\mathrm{V}_{\mathrm{GS} 3,54}, \mathrm{~V}_{\mathrm{GS} 1, \mathrm{~S} 2}$, Inductor Current, $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2},(b)$ Switch voltages, $\mathrm{U}_{\mathrm{S} 1}, \mathrm{U}_{\mathrm{S} 2}, \mathrm{U}_{\mathrm{S} 3}$ and $\mathrm{U}_{\mathrm{S} 4}$, (c) Switch currents, $\mathrm{i}_{\mathrm{S} 1}, \mathrm{i}_{\mathrm{S} 2}, \mathrm{i}_{\mathrm{S} 3}$ and $\mathrm{i}_{\mathrm{S} 4}$ and (d) Inductors, Capacitor and Output voltages, $\mathrm{U}_{\mathrm{L} 1}, \mathrm{U}_{\mathrm{L} 2}, \mathrm{U}_{\mathrm{Cap}}$ and $\mathrm{U}_{\mathrm{o}}$.

During the step-down operation, switches $S_{3}$ and $S_{4}$ perform as switches and likewise $S_{1}$ and $S_{2}$ are synchronous rectifiers. By considering the switch current waveforms of is ${ }_{1}$ and is ${ }_{4}$ shown in Figure $14 \mathrm{~g}-\mathrm{j}$, the current stresses for the switches $\mathrm{S}_{1}$ and $\mathrm{S}_{4}$ are equal in magnitude, and its values are equal, which are as $i_{\text {s1peak }}=i_{\text {s4peak }}=4.32 \mathrm{~A}$. In addition, the current stresses for the switches $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ are its values approximately are as $i_{\text {s2peak }}=16.26 \mathrm{~A}$ and $\mathrm{i}_{\text {s3peak }}=11.94 \mathrm{~A}$.

Figure 17c shows the current waveforms for all the switches, which are nearly equal to the simulation waveforms and also its values are almost identical. In addition, for the inductor currents, by considering Equations (34) and (36) and from the simulation waveforms, it can be seen that the values of $L_{1}$ and $L_{2}$ are found as 4.34 A and 11.94 A , which show that its values are almost equal as shown in Figure 17a. In addition, for the power circuit for step-down operation shown in Figure 6a, the average value of the output current in the step-down operation is the addition of the two inductor currents. Based on the 200 watts output power rating, its load resistance is $0.72 \Omega$, and the output current can be determined as $\mathrm{I}_{0}=\mathrm{U}_{0} / \mathrm{R}_{0}$, equal to 16.64 A , which can be obtained very close to the value as 16.56 A shown in Figure 17d. For the step-down operation, the theoretical value that has been obtained as depicted in Figure 7 is verified from the results experimentally as shown in Figure 17.

When comparing the switch currents of the proposed type, its average values of the switch currents in $S_{1}, S_{3}, S_{4}$ are lower, while the current in the switch $S_{2}$ is high; this has as an advantage during step-down operation of the proposed type, due to the switch $S_{2}$ being used as a synchronous
rectifier. When the drain to source resistance of the power switch $S_{2}$ is less than the on-state resistance of the body diode, synchronous rectification can be applied, where the efficiency plays a vital role. At the same time, if the synchronous rectification is applied to the switches $S_{1}, S_{3}, S_{4}$, its efficiency is sufficiently less because of its drain to source resistance and also its less current values. Thus, the step-down operation has an advantage in this proposed type because of synchronous rectification for the switch $\mathrm{S}_{2}$ to attain higher value of efficiency under the power rating of 200 W .

Experimental results from the prototype model under the operations in step-up and step-down are depicted in Figure 16; Figure 17. The inductor currents $\mathrm{I}_{\mathrm{L} 1}$ and $\mathrm{I}_{\mathrm{L} 2}$ are about 4.34 A and 11.94 A verified, respectively, in both modes of operation under step-up and step-down. It is evident that the duty cycle of the proposed type indeed contributed to the increase in efficiency.

In order to validate the gain values with different duty cycles in terms of theoretical and experimental values of the proposed topology under continuous conduction mode, a curve between voltage gain output with duty cycle in the range of 0.05 to 0.75 were drawn for both step-up and step-down operations which are predicted in Figure 18a,b. From these curves, it can be identified that the experimental gain values are very close to the theoretical values.


Figure 18. Comparison of theoretical and experimental gain values (a) Step-up operation; (b) Step-down operation.

Figure 19a,b shows the loss distribution of the experimented converter under rated load condition for the duty cycle of $\mathrm{D}=0.742$ under step-up and $\mathrm{D}=0.258$ under step-down operations. The switching losses as well as the conduction losses across the power switches are about $65 \%$ of the total losses. The total losses of the experimented converter under step-up mode are nearly equal to the value of 16.4 watts, among which 10.82 watts are due to the switching and conduction losses in the power switches, 3.94 watts are due to the losses in the inductors, and the remaining losses are due to capacitors and the other losses, which are shown in Figure 19a. Due to the synchronous rectification, the total losses in the step-down mode are about 12.38 watts. Out of these losses, 7.92 watts are due to the power switches and the remaining losses are due to the inductors, capacitors, and other losses which are predicted in Figure 19b.


Figure 19. Losses distribution of the experimented converter at rated load (a) Step-up operation; (b) Step-down operation.

By considering with and without synchronous rectification method in the proposed work, the comparisons of the calculated and measured efficiencies under various different power ratings for both step-up and step-down operations are represented in Figure 20.


Figure 20. Efficiency of the proposed work in terms of calculated and measured values with and without synchronous rectification (a) Step-up operation; (b) Step-down operation.

The efficiency value under step-up operation is measured as $94.1 \%$ when compared to its calculated value of $97.1 \%$ because of the switch $S_{2}$ working as the control switch, and its current stress is the summation of the two inductor currents, which is high; there are more switching losses, and the efficiency becomes $94.1 \%$. During step-down operation, it is measured as $95.1 \%$ when compared to its calculated value of $95.5 \%$ because switch $S_{2}$ is working as a synchronous rectifier; hence, the switching losses becomes lower and improves the efficiency during step-down operation. Hence, synchronous rectification can be used in the step-down operation particularly for the battery charging applications of low output voltage with high current.

From this, it should be clear that the proposed work not only attained a larger gain value, but its efficiency is also better when compared to the other bidirectional types under consideration. Some of the converters discussed achieve high efficiency, but it has a low amount of gain, while its gain is increased, which degrades its efficiency. Therefore, its input powers for the proposed work under both the operations of step-up and step-down are about 200 W . In the operation of step-down, the output power is measured from the current and voltage values as 184 W , whose efficiency is $94.1 \%$ for step-up and $95.1 \%$ for step-down operations. Thus, the proposed type gives a better efficiency with large voltage-gain value particularly when compared to the converters discussed.

Performance comparisons of various existing bidirectional type of converters discussed along with the proposed topology based on rated load condition are shown in Table 2.

From Table 2, when compared to various existing converters particularly in [22,28], coupled inductors are used, which are difficult to design by considering the effect of coefficient of coupling factor. In addition, for the existing converters in [23-25], a single inductor is used which is suitable for the conversion of specified gain values. Beyond that, the size of the inductor becomes bulky. These limitations are overcome in the proposed converter by introducing two different values of inductors; hence, its current values differ, which becomes an advantage to enhance the voltage gain during step-up operation by means of forming two boost converters in the proposed topology and also resulting in high efficiency during step-down operation by using synchronous rectification. The existing converters mentioned in Table 2 are suitable for providing high efficiency during a smaller range of gain values only. If the gain values of the existing converter increase, its efficiencies degrade. From these experimental results of the proposed converter, it is well suited for large gain values with high efficiency. The discussion and analysis, the experimental results, and the comparisons confirm the benefits and functionality of the proposed converter.

Table 2. Performance comparisons of the proposed work with existing bidirectional types.

| Comparison with Existing Converter Topology | Converter in [22] | Converter in [23] | Converter in [24] | Converter in [25] | Converter in [28] | Proposed Converter |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of Switches Used | 3 | 4 | 4 | 4 | 2 | 4 |
| Number of Inductors Used | 1* | 1 | 1 | 1 | $1 *$ | 2 |
| Number of Capacitors Used | 1 | 2 | 1 | 1 | 2 | 2 |
| Voltage gain (Step-up) | $\frac{(1+\mathrm{D})}{(1-\mathrm{D})}$ | $\frac{2}{(1-\mathrm{D})}$ | $\frac{1}{1-\left(D_{2}+D_{3}\right)}$ | $\frac{1}{1-\left(\mathrm{D}_{2}+\mathrm{D}_{4}\right)}$ | $\frac{(1+\mathrm{ND})}{(1-\mathrm{D})}$ | $\frac{1}{(1-\mathrm{D})^{2}}$ |
| Voltage gain (Step-down) | $\frac{\mathrm{D}}{(2-\mathrm{D})}$ | $\frac{\mathrm{D}}{2}$ | $\frac{1}{1-\left(\mathrm{D}_{2}+\mathrm{D}_{4}\right)}$ | $\left(\mathrm{D}_{1}+\mathrm{D}_{3}\right)-1$ | $\frac{\mathrm{D}}{1+\mathrm{N}(1-\mathrm{D})}$ | $\mathrm{D}^{2}$ |
| Maximum <br> Voltage stress (V) | $\mathrm{U}_{\mathrm{H}}+\mathrm{U}_{\mathrm{L}}$ | $\frac{\mathrm{U}_{\mathrm{H}}}{2}$ | $\mathrm{U}_{\mathrm{H}}$ | $\mathrm{U}_{\mathrm{H}}$ | $\mathrm{U}_{\mathrm{H}}+\mathrm{NU}_{\mathrm{L}}$ | $\mathrm{U}_{\mathrm{H}}+\sqrt{\mathrm{U}_{\mathrm{H}} \mathrm{U}_{\mathrm{L}}}$ |
| Maximum <br> Current Stress (A) | $\frac{\mathrm{I}_{0}}{(2-\mathrm{D})}$ | $\frac{2 \mathrm{I}_{0}}{(1-\mathrm{D})}$ | $\frac{\mathrm{I}_{0}}{1-\left(\mathrm{D}_{2}+\mathrm{D}_{3}\right)}$ | $\frac{\mathrm{I}_{0}}{1-\left(\mathrm{D}_{2}+\mathrm{D}_{4}\right)}$ | $\frac{\mathrm{I}_{0}}{1+\mathrm{N}(1-\mathrm{D})}$ | $\frac{\mathrm{I}_{0}}{(1-\mathrm{D})^{2}}$ |
| Efficiency (Step-up) | 92.7 | 91.2 | 93.6 | 93.5 | 91.7 | 94.1 |
| Efficiency (Step-down) | 93.7 | 92.3 | 94.1 | 94.7 | 93.2 | 95.1 |
| Power rating (W) | 200 | 200 | 150 | 300 | 60 | 200 |
| Voltage conversion range | $14 \mathrm{~V} / 42 \mathrm{~V}$ | $24 \mathrm{~V} / 200 \mathrm{~V}$ | $15 \mathrm{~V} / 150 \mathrm{~V}$ | $24 \mathrm{~V} / 200 \mathrm{~V}$ | $12 \mathrm{~V} / 100 \mathrm{~V}$ | $12 \mathrm{~V} / 180 \mathrm{~V}$ |

[^0]
## 6. Conclusions

In this article, a proposed topology for achieving a high efficiency bidirectional converter with a non-isolated type by synchronous rectification has been proposed and analyzed in detail. The proposed topology produces a high voltage gain when compared to the conventional converters under step-up as well as step-down operations. During step-up operation, the input current is separated between the two inductors, which enhances the voltage gain. Due to the synchronous rectification of the switches during step-down operation, the sum of the two inductor currents gives a high output current, which improves the efficiency. Hence, the proposed topology is particularly suited for battery charging applications having lower output voltage with a high current. In order to prove the feasibility, the proposed topology has been employed with the low-side and high-side voltages of 12 V and 180 V , respectively, for a 200 watts power rating. The measured efficiency of the proposed converter is better than the cascaded type for both step-up as well as step-down operations. The outcomes of simulation and experimentation are corroborated well in the examined statuses of operation under steady-state with the obtained efficiency of $95.1 \%$-step-down operation and $94.1 \%$-step-up operation for a 200 watts prototype circuit. From the prototype results obtained experimentally, it is seen that the experimental waveforms validate the simulation results and agree well with the illustrated modes of operation and steady-state analysis.

Author Contributions: In this research work, S.S.S. designed the converter topology and analyzed the modes of operations and developed the simulation; the hardware prototype model is also implemented. S.S.S. has also conducted measurements in the prototype model, writing, and formatting of this manuscript. K.R.S. suggested the simulation outcomes and also provided guidance to create this manuscript. L.M.-P. and C.B. has supported to evaluate the converter gain improvement and experimentation. All authors have read and agreed to the published version of the manuscript.
Funding: No external funding received for this research work.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Braun, M.; Stetz, T.; Bründlinger, R.; Mayr, C.; Ogimoto, K.; Hatta, H.; Kobayashi, H.; Kroposki, B.; Mather, B.; Coddington, M.; et al. Is the distribution grid ready to accept large-scale photovoltaic deployment? State of the art, progress, and future prospects. Prog. Photovolt. Res. Appl. 2011, 20, 681-697. [CrossRef]
2. Wai, R.-J.; Duan, R.-Y.; Jheng, K.-H. High-efficiency bidirectional dc-dc converter with high-voltage gain. IET Power Electron. 2012, 5, 173. [CrossRef]
3. Tomas-Manez, K.; Anthon, A.; Zhang, Z. High efficiency power converter for a doubly-fed SOEC/SOFC system. In Proceedings of the 2016 IEEE Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 20-24 March 2016; pp. 1235-1242. [CrossRef]
4. Barreto, L.H.S.C.; Oliveira, D.S.; Silva, R.N.A.L.; Praca, P.P. High-Voltage Gain Boost Converter Based on Three-State Commutation Cell for Battery Charging Using PV Panels in a Single Conversion Stage. IEEE Trans. Power Electron. 2013, 29, 150-158. [CrossRef]
5. Kiran, N. Sliding Mode Control of Buck Converter. Bull. Electr. Eng. Inform. 2014, 3, 37-44. [CrossRef]
6. Duan, R.-Y.; Lee, J.-D. High-efficiency bidirectional DC-DC converter with coupled inductor. IET Power Electron. 2012, 5, 115. [CrossRef]
7. Saravanan, S.; Babu, N.R. Design and Development of Single Switch High Step-Up DC-DC Converter. IEEE J. Emerg. Sel. Top. Power Electron. 2017, 6, 855-863. [CrossRef]
8. Reddy, B.M.;Samuel, P. A comparative analysis of non-isolated bi-directional dc-dc converters. In Proceedings of the 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 4-6 July 2016; pp. 1-6.
9. Gu, Y.; Zhang, D. Interleaved Boost Converter with Ripple Cancellation Network. IEEE Trans. Power Electron. 2012, 28, 3860-3869. [CrossRef]
10. Gu, Y.; Zhang, D.; Zhao, Z. Input Current Ripple Cancellation Technique for Boost Converter Using Tapped Inductor. IEEE Trans. Ind. Electron. 2014, 61, 5323-5333. [CrossRef]
11. Nag, S.S.; Mishra, S.; Joshi, A. A Passive Filter Building Block for Input or Output Current Ripple Cancellation in a Power Converter. IEEE J. Emerg. Sel. Top. Power Electron. 2015, 4, 564-575. [CrossRef]
12. Garcia, F.S.; Pomilio, J.A.; Spiazzi, G. Comparison of Non-Insulated, High-Gain, High-Power, Step-Up DC-DC Converters. In Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC), Orlando, FL, USA, 5-9 February 2012; pp. 1343-1347.
13. Das, M.; Agarwal, V. Novel High-Performance Stand-Alone Solar PV System With High-Gain High-Efficiency DC-DC Converter Power Stages. IEEE Trans. Ind. Appl. 2015, 51, 4718-4728. [CrossRef]
14. Hussain, A.; Akhtar, R.; Ali, B.; Awan, S.E.; Iqbal, S. A Novel Bidirectional DC-DC Converter with Low Stress and Low Magnitude Ripples for Stand-Alone Photovoltaic Power Systems. Energies 2019, 12, 2884. [CrossRef]
15. Savio, D.A.; Juliet, A.V.; Bharatiraja, C.; Padmanaban, S.; Hossain, E.; Blaabjerg, F. Photovoltaic Integrated Hybrid Microgrid Structured Electric Vehicle Charging Station and Its Energy Management Approach. Energies 2019, 12, 168. [CrossRef]
16. Karthikeyan, M.; Elavarasu, R.; Ramesh, P.; Bharatiraja, C.; Padmanaban, S.; Mihet-Popa, L.; Mitolo, M. A Hybridization of Cuk and Boost Converter Using Single Switch with Higher Voltage Gain Compatibility. Energies 2020, 13, 2312. [CrossRef]
17. Suresh, K.; Nallaperumal, C.; Bharatiraja, C.; Sanjeevikumar, P.; Blaabjerg, F.; Nielsen, J.B.H. Cost-efficient nonisolated three-port DC-DC converter for EV/HEV applications with energy storage. Int. Trans. Electr. Energy Syst. 2019, 29, e12088. [CrossRef]
18. Yu, W.; Qian, H.; Lai, J.-S. Design of High-Efficiency Bidirectional DC-DC Converter and High-Precision Efficiency Measurement. IEEE Trans. Power Electron. 2009, 25, 650-658. [CrossRef]
19. Huang, X.; Lee, F.C.; Li, Q.; Du, W. High-Frequency High-Efficiency GaN-Based Interleaved CRM Bidirectional Buck/Boost Converter with Inverse Coupled Inductor. IEEE Trans. Power Electron. 2015, 31, 4343-4352. [CrossRef]
20. Yang, Y.; Guan, T.; Zhang, S.; Jiang, W.; Huang, W. More Symmetric Four-Phase Inverse Coupled Inductor for Low Current Ripples \& High-Efficiency Interleaved Bidirectional Buck/Boost Converter. IEEE Trans. Power Electron. 2017, 33, 1952-1966. [CrossRef]
21. Guo, J.; Rodriguez, R.; Gareau, J.; Schumacher, D.; Alizadeh, M.; Azer, P.; Bauman, J.; Bilgin, B.; Emadi, A. A Comprehensive Analysis for High-Power Density, High-Efficiency 60kW Interleaved Boost Converter Design for Electrified Powertrains. IEEE Trans. Veh. Technol. 2020, 69, 1. [CrossRef]
22. Yang, L.-S.; Liang, T.-J. Analysis and Implementation of a Novel Bidirectional DC-DC Converter. IEEE Trans. Ind. Electron. 2011, 59, 422-434. [CrossRef]
23. Lin, C.-C.; Wu, G.; Yang, L.-S. Study of a non-isolated bidirectional DC-DC converter. IET Power Electron. 2013, 6, 30-37. [CrossRef]
24. Zhang, Y.; Gao, Y.; Li, J.; Sumner, M.; Wang, P.; Zhou, L. High Ratio Bidirectional DC-DC Converter with a Synchronous Rectification H-Bridge for Hybrid Energy Sources Electric Vehicles. J. Power Electron. 2016, 16, 2035-2044. [CrossRef]
25. Zhang, Y.; Gao, Y.; Li, J.; Sumner, M. A Wide Voltage Gain Range Asymmetric H-Bridge Bidirectional DC-DC Converter with a Common Ground for Energy Storage Systems. J. Power Electron. 2018, 18, 343-355.
26. Lai, C.-M. Development of a Novel Bidirectional DC/DC Converter Topology with High Voltage Conversion Ratio for Electric Vehicles and DC-Microgrids. Energies 2016, 9, 410. [CrossRef]
27. Ma, C.T. Design and Implementation of a Bidirectional DC/DC Converter for BESS Operations. Proc. IMECS 2017, 2, 666-671.
28. NarasimhaRaju, B.L.; Reddy, U.R.; Dogga, R. Design and analysis of voltage clamped bidirectional DC-DC converter for energy storage applications. J. Eng. 2018, 2018, 367-374. [CrossRef]
29. Jorgensen, K.L.; Mira, M.C.; Zhang, Z.; Andersen, M.A.E. Review of high efficiency bidirectional dc-dc topologies with high voltage gain. In Proceedings of the 2017 52nd International Universities Power Engineering Conference (UPEC), Heraklion, Crete, Greece, 28-31 August 2017; pp. 1-6.
30. Zhang, H.; Chen, Y.; Park, S.-J.; Kim, D.-H. A Family of Bidirectional DC-DC Converters for Battery Storage System with High Voltage Gain. Energies 2019, 12, 1289. [CrossRef]
31. Razzaghzadeh, B.; Salimi, M. Analysis of a Bidirectional DC-DC Converter with High Voltage Gain. Bull. Electr. Eng. Inform. 2015, 4, 280-288.
32. Babaei, E.; Saadatizadeh, Z.; Cecati, C. High step-up high step-down bidirectional DC/DC converter. IET Power Electron. 2017, 10, 1556-1571. [CrossRef]
33. Erickson, R.W.; Maksimović, D. Fundamentals of Power Electronics; Springer Science and Business Media LLC: Berlin/Heidelberg, Germany, 2001; p. 79.
34. Kazimierczuk, M.K. Pulse-Width Modulated DC-DC Power Converters; Wiley: Hoboken, NJ, USA, 2008.
© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).

[^0]:    Annotate-* Coupled inductor; N-turns ratio.

